## Bumping Process at Amkor Taiwan (AT5) and Flip Chip CSP\_BGA at SK3 Qualification

QUALIFICATION PLAN			
Test	SPECIFICATION	SAMPLE SIZE	RESULTS
Temperature Cycle (TC)*	JEDEC JESD22-A104	3 x 32	PASS
Unbiased Highly Accelerated Stress Test (uHAST)*	JEDEC JESD22-A118	3 x 32	PASS
Solder Heat Resistance (SHR)*	JEDEC/IPC <i>J-STD-020</i>	3 x 11	PASS
Electrostatic Discharge Field Induced Charge Device Model	JEDEC JESD22-C101	3/voltage	PASS ±250V

<sup>\*</sup>Preconditioned per JEDEC/IPC J-STD-020